

# Digital System Design

## Lecture 11

# Combinational Logic Design

### Objectives:

1. Design procedure.
2. Fundamental circuits.

### 1. Design procedure

- Design procedure has five steps:
  - *Specification.*
  - *Formulation.*
  - *Optimization.*
  - *Technology mapping.*
  - *Verification.*

- **Specification:**

The design of a combinational circuit starts with the specification of the problem:

**Write a specification for the given circuit (text or HDL description (hardware description language)) with symbols for inputs and outputs.**

- **Formulation:**

Derive the truth table or initial Boolean expressions (that define the required relationships between inputs and outputs).

**Formulation converts the specification into forms that can be optimized (truth table or Boolean expression).**

- **Optimization:**

- Any available methods to minimize the logic:

- ✓ **Algebraic manipulation.**
- ✓ **K-map method.**
- ✓ **Computer-based program.**

**Then, we can use:**

- ✓ **Two-level optimization or multiple-level optimization to get less cost (use NAND and NOR gate technologies).**

- **Technology mapping (implementation):**

Transform the logic diagram to new logic diagram with available implementation.

- **Verification:**


Verify the correctness of the final design.

## 2. Fundamental circuits

- These blocks are useful for designing large digital system, for example:
  - **Code converters.**
  - **Adders.**
  - **Multiplexers.**
  - **Decoders.**
  - **Encoders and so on.**

### Code converters


- Translate information from one binary code to another.
  - **BCD to Excess-3 converter.**
  - **BCD to seven-segment code converter.**
  - **BCD to Gray code converter.**



#### Example 1: Design of a BCD-to-Excess-3 code converter


- **Specification:** the excess-3 code for a decimal digit is *binary combination corresponding to the decimal digit plus 3*.
- **Formulation:** the excess-3 code is easily obtained from BCD code by *adding binary 0011 to it*. The truth table relating the input and output values is the following:

Decimal digit	Input BCD code				Output Excess-3			
	A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0
10	1	0	1	0	X	X	X	X
11	1	0	1	1	X	X	X	X
12	1	1	0	0	X	X	X	X
13	1	1	0	1	X	X	X	X
14	1	1	1	0	X	X	X	X
15	1	1	1	1	X	X	X	X




• **Optimization:**

K-map for the outputs (four outputs) are shown, they are plotted to obtain simplified sum-of-products Boolean expressions for the outputs.



- ✓ The six don't care minterms, 10 through 15 are marked as **X**.
- ✓ **Two-level optimization (AND-OR)** logic diagram for the circuit can be obtained directly from the Boolean expressions derived from the maps.

**"Input gate cost = 26 including inverters"**



✓ We can reduce the input gate cost using *multiple-level optimization* as a second optimization step.

○ In this step, we consider the sharing sub expressions between the four output expressions.

○ Sharing expression:

$$T_1 = C + D$$

$$W = A + BC + BD = A + BT_1$$

$$X = \overline{BC} + \overline{BD} + B\overline{C}\overline{D} = \overline{BT_1} + B\overline{T_1}$$


$$Y = CD + \overline{T_1}$$

$$Z = \overline{D}$$

○ The manipulation allows to reduce the gate input cost from **26** to **19**.

● **Technology mapping:**

The logic diagram is the following:





**Example 2: Design of a BCD-to-seven-segment Decoder**

● **Specification:**

✓ **BCD-to-seven segment decoder** is a combinational circuit that

○ Accepts a decimal digit in **BCD** and generates the appropriate output of the decoder: (*a, b, c, d, e, f, g*) segments.

○ selects the corresponding segments in the **LED** display (*light-emitting diodes*) as shown in figure:



• **Formulation:**

➤ The truth table for BCD-to-seven segment decoder is the following:

<i>BCD Input</i>				<i>Seven-Segment Outputs</i>						
<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>f</i>	<i>g</i>
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
<i>All other inputs</i>				0	0	0	0	0	0	0

➤ We must draw for each output Karnaugh map and minimize all maps.

➤ The simplified outputs:

$$\begin{aligned}
 a &= \overline{A}C + \overline{A}BD + \overline{B}C\overline{D} + \overline{A}B\overline{C} \\
 b &= \overline{A}\overline{B} + \overline{A}C\overline{D} + \overline{A}CD + \overline{A}B\overline{C} \\
 c &= \overline{A}B + \overline{A}D + \overline{B}C\overline{D} + \overline{A}B\overline{C} \\
 d &= \overline{A}C\overline{D} + \overline{A}B\overline{C} + \overline{B}C\overline{D} + \overline{A}B\overline{C} + \overline{A}B\overline{C}D \\
 e &= \overline{A}C\overline{D} + \overline{B}C\overline{D} \\
 f &= \overline{A}B\overline{C} + \overline{A}C\overline{D} + \overline{A}B\overline{D} + \overline{A}B\overline{C} \\
 g &= \overline{A}C\overline{D} + \overline{A}B\overline{C} + \overline{A}B\overline{C} + \overline{A}B\overline{C}
 \end{aligned}$$

- ✓ **Two-level implementation:**  
27 AND gates and 7 OR gates
- **Multiple-level implementation:**  
14 AND gates


*Using sharing terms:  $\overline{A}B\overline{C}$ ,  $\overline{B}C\overline{D}$  and so on*

## Example 3: Binary-to-Gray Converter


### 1. Truth tables for outputs: Gray Code

Decimal number	Binary input				Gray outputs			
	B3	B2	B1	B0	G3	G2	G1	G0
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	1	0
5	0	1	0	1	0	1	1	1
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	1	0	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	1	1	1	1
11	1	0	1	1	1	1	1	0
12	1	1	0	0	1	0	1	0
13	1	1	0	1	1	0	1	1
14	1	1	1	0	1	0	0	1
15	1	1	1	1	1	0	0	0

### 2. K-maps:



### 3. Logic Diagram:




Logic diagram for binary-to-gray converter

- **Exclusive-OR-operator (XOR Gate).**

$$F = XY\bar{Y} + \bar{X}Y = X \oplus Y$$

Truth Table		
Inputs		Output
X	Y	$F = X \oplus Y$
0	0	0
0	1	1
1	0	1
1	1	0



- **Exclusive-NOR-operator (XNOR Gate).**

$$F = XY + \bar{X}\bar{Y} = \overline{X \oplus Y}$$

Truth Table		
Inputs		Output
X	Y	$F = \overline{X \oplus Y}$
0	0	1
0	1	0
1	0	0
1	1	1

