

Objectives:

- 1. Design procedure.
- 2. Fundamental circuits.

1. Design procedure

Design procedure has five steps:

- Specification.
- Formulation.
- Optimization.
- Technology mapping.
- Verification.

• Specification:

The design of a combinational circuit starts with the specification of the problem: Write a specification for the given circuit (text or HDL description

(hardware description language)) with symbols for inputs and outputs.

• Formulation:

Derive the truth table or initial Boolean expressions (that define the required relationships between inputs and outputs).

Formulation converts the specification into forms that can be optimized (truth table or Boolean expression).

• **Optimization**:

- > Any available methods to minimize the logic:
 - ✓ Algebraic manipulation.
 - \checkmark K-map method.
 - ✓ Computer-based program.

Then, we can use:

✓ Two-level optimization or multiple-level optimization to get less cost (use NAND and NOR gate technologies).

• Technology mapping (implementation):

Transform the logic diagram to new logic diagram with available implementation.

• Verification:

Verify the correctness of the final design.

2. Fundamental circuits

> These blocks are useful for designing large digital system, for example:

- Code converters.
- Adders.
- Multiplexers.
- \circ **Decoders.**
- Encoders and so on.

Code converters

- > Translate information from one binary code to another.
 - BCD to Excess-3 converter.
 - BCD to seven-segment code converter.
 - BCD to Gray code converter.





- **Specification**: the excess-3 code for a decimal digit is *binary combination corresponding to the decimal digit plus 3.*
- **Formulation**: the excess-3 code is easily obtained from BCD code by *adding binary 0011 to it*. The truth table relating the input and output values is the following:

Decimal	B	Inp CD (out cod	е	Output Excess-3			3
aigh	A	B	С	D	W	Х	Y	Z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
Z	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0
10	1	0	1	0	Х	Х	X	X
11	1	0	1	1	Х	Х	X	X
12	1	1	0	0	Х	X	X	X
13	1	1	0	1	Х	X	X	X
14	1	1	1	0	Х	X	X	X
15	1	1	1	1	Х	X	X	X



• **Optimization**:

K-map for the outputs (four outputs) are shown, they are plotted to obtain simplified sum-of-products Boolean expressions for the outputs.



✓ The six don't care minterms, 10 through 15 are marked as X.

Two-level optimization (*AND-OR*) logic diagram for the circuit can be obtained directly from the Boolean expressions derived from the maps.





- ✓ We can reduce the input gate cost using *multiple-level optimization* as a second optimization step.
 - In this step, we consider the *sharing sub expressions* between the four output expressions.
 - *Sharing expression*:
 - $T_{1} = C + D$ $W = A + BC + BD = A + BT_{1}$ $X = \overline{B}C + \overline{B}D + B\overline{C}\overline{D} = \overline{B}T_{1} + B\overline{T_{1}}$ $Y = CD + \overline{T_{1}}$ $Z = \overline{D}$
 - The manipulation allows to reduce the gate input cost from **26** to **19**.

• Technology mapping:

The logic diagram is the following:



Example 2: Design of a BCD-to-seven-segment Decoder

• Specification:

- ✓ **BCD-to-seven segment decoder** is a combinational circuit that
 - Accepts a decimal digit in *BCD* and generates the appropriate output of the decoder: (*a*, *b*, *c*, *d*, *e*, *f*, *g*) segments.
 - selects the corresponding segments in the *LED* display (*light-emitting diodes*) as shown in figure:



• Formulation:

> The truth table for BCD-to-seven segment decoder is the following:

BCD Input			Seven-Segment Outputs							
A	B	C	D	a	b	С	d	е	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
All other inputs			0	0	0	0	0	0	0	

→ We must draw for each output Karnaugh map and minimize all maps.

> The simplified outputs: $a = \overline{AC} + \overline{ABD} + \overline{BCD} + A\overline{BC}$ $b = \overline{AB} + \overline{ACD} + \overline{ACD} + A\overline{BC}$ $c = \overline{AB} + \overline{AD} + \overline{BCD} + A\overline{BC}$ $d = \overline{ACD} + \overline{ABC} + \overline{BCD} + A\overline{BC} + \overline{ABCD}$ $e = \overline{ACD} + \overline{BCD}$ $f = \overline{ABC} + \overline{ACD} + \overline{ABD} + A\overline{BC}$ $g = \overline{ACD} + \overline{ABC} + \overline{ABC} + \overline{ABC}$

- Two-level implementation:
 27 AND gates and 7 OR gates
- Multiple-level implementation: 14 AND gates

Using sharing terms: $A\overline{B}\overline{C}$, $\overline{B}\overline{C}\overline{D}$ and so on

Example 3: Binary-to-Gray Converter

1. Truth tables for outputs: Gray Code

Decimal	Binary input				Gray outputs				
number	B 3	B2	B 1	B 0	G 3	G 2	G 1	G 0	
0	0	0	0	0	0	0	0	0	
1	0	0	0	1	0	0	0	1	
2	0	0	1	0	0	0	1	1	
3	0	0	1	1	0	0	1	0	
4	0	1	0	0	0	1	1	0	
5	0	1	0	1	0	1	1	1	
6	0	1	1	0	0	1	0	1	
7	0	1	1	1	0	1	0	0	
8	1	0	0	0	1	1	0	0	
9	1	0	0	1	1	1	0	1	
10	1	0	1	0	1	1	1	1	
11	1	0	1	1	1	1	1	0	
12	1	1	0	0	1	0	1	0	
13	1	1	0	1	1	0	1	1	
14	1	1	1	0	1	0	0	1	
15	1	1	1	1	1	0	0	0	

2. K-maps:



3. Logic Diagram:



Logic diagram for binary-to-gray converter **Exclusive-OR-operator** (**XOR Gate**).

$$F = X\overline{Y} + \overline{X}Y = X \oplus Y$$



 $F = XY + \overline{X} \overline{Y} = \overline{X \oplus Y}$

Truth Table					
Inputs		Output			
X	Y	$F = \overline{X \oplus Y}$			
0	0	1			
0	1	0			
1	0	0			
1	1	1			



F